

180

: HAND WRITTEN NOTES:-

OF



ELECTRONICS & COMMUNICATION


ENGINEERING



-: SUBJECT:-


DIGITAL ELECTRONICS

8



	BOOLEAN ALGEBRA. DATE
=	Boolean Algebra :-
	(i) When no of variable are less (1,2,3)
	(1) It is preferred when output is 0 or 1. (3)
=	K - map :-
	(1) when no of variables are 2,3,4,5 (upto 5 variable)
	(1) output is 0.101, x.
⇒	Tabulation method
	(1) It is used when no of variables are more
	Boolean Algebra:-
	- (3)
⇒	
	$\overline{A} = A$
=	
	O = 1
	1 = 0
1	AND:
	0.0 = 0
	- 0
	- 0
	1.1 = 1 . A.A .
) OR :-
	$0+0 = 0 \qquad A+A = A -$
1	O+1 = 1 $A+1 = 1$
	1+0 = 1 . A+0 = A
	$1+1 = 1 \qquad A+\bar{A} = 1$
0	Hem: AB + AB
sol	(** B+ B = 1)
	= A
	classmate . PAGE
	CIASSMALE

allow:	AB+ ABC+ ABG , find the min. no. of NAND Gate.
	aption. (b) 1
-	ed 2
200	$AB + A\bar{B}C + A\bar{B}\bar{G} $
So! !-	= AB + AB (C+L)
-	- AB + AB (: G+O = 1)
	= A(B + B)
	= A.
_	
	NO NAND gate-required. A SIP. OF A
	Advantage of Minimization:-
	⇒ No. of logic gate +
	⇒ Speed ↑
	⇒ Power dissipation v
	⇒ complexity of circuit less.
	⇒ fan in * (no. of input *)
	⇒ Copt +.
	3 608
Broblem	Simplify:-
(a)	
Soli-	ABC+AB (1+CO)
	$= ABC + AB \qquad (1+\lambda = 1)$
	$= A(\overline{B} + B\overline{C}) \qquad (: \overline{B} + B\overline{C} = \overline{B} + \overline{C})$
	= A(B+G)
	= AB + AC
(6)	(A+B) (A+C)
Sol*:	
	= A+ A(C+B) + BC
	= A(I+B+C) + BC .
	= A + 8C
	Transposition Theorem
	(A+ B) (A+C) = A+BC
	classante



(fo	AB + AB + AB						
Sol :-	$B(A+\bar{A})+A\bar{B}$						
	= B+AB						
	= (B+A) (B+B)						
	= A+B Ans						
(i)	ABC + ABC + ABC						
Sol":-	ABC + ABC + ABC + ABC (A+A = A)						
	= AB(C+C) + (A+ A)BC						
	= AB+BC						
	= B(A+C)						
	AB + AC + BC - redundant term.						
Sol"	AB + AC + BC (A+A)						
	$= AB + \overline{A} + BCA + \overline{A}BC$						
	= AB (1+C) + AC(1+B)						
	$= AB + \overline{A}C$						
* Indi	T III and the second se						
NOR	In this case BC is known as redundant term i.e. not used.						
	or not compulsory term.						
⇒	$AB + \overline{A}C + BC = AB + \overline{A}C$, colled consensus theorem						
	or redundancy theorem.						
	Di reconative di						
7	Shortcut method :-						
-	(a) Three variable.						
	(6) each variable comes twice.						
	c) one variable is complemented.						
()	1) AB+ BQ + AC						
Sol	:- BG + AC The term which is complemented						
	is taken.						
и	AB + BC + AC						
So	I AE + BC						
	© Wiki Engineering www.raghul.org						
	www.tagitui.urg						

(m)	(A+B) (A+c) (8+c)				
Sol":	(A+B) (Ā+c) , "(B+c) is redundant term.				
(n)	(A+B) (B+C) (A+C)				
501	(AIB)(B+C)				
ம)					
Sol!	In this case all the variable are complemented only one are				
	uncomplemented then.				
	= A8 + AG (". The term which is uncomplemented				
**	is taken)				
(P)	ĀB + BC +ĀC				
sol?	BC + AVE AC				
(A)	$(\widehat{A} + \widehat{B}) (\widehat{B} + \widehat{C}) (\widehat{A} + \widehat{C})$				
Soli	$(\bar{e}+\bar{c})(\bar{A}+c)$				
	$\overline{ABC} = \overline{A} + \overline{B} + \overline{C}$ Demorgan's theorem.				
4 4	$\overline{A+B+C} = \overline{A} \cdot \overline{B} \cdot \overline{C}$				
	Booléan Algebra:-				
14	Minimization				
=	SOP minimal cononical				
	minimal				
7					
	4				
7					
7					
=)					
=					
7					
۵	State ment -				
	© Wiki Engineering www.raghul.org				
	www.raghui.org				

Minimization :-XY + XYWZ (0) A = XY and B = WZThen. = A + AB = (A+A) (A+B) - A48 = XY+ WZ let $f(A + B) = \overline{A} + B$ Then the value of (6) + [+ (x+Y, Y) , Z) is (C) xy+32 (d) + [f((x+y), y], z] SOI ? Ans XY+Z let $x * Y = \overline{X} + Y$ and Z = X * Yz* X is Then the value of (C) 0 (D) X (d) 5 (b) 1

www.raghul.org

© Wiki Engineering

(B)	SOP (Sum of Product Form)					
	ABC + ABC + ABC					
	L. minterm					
⇒	In sop Form, each product term is known as Minterm or					
**	Implicant -					
⇒	sop form is used when o/p of logical expression is 1.					
	(means $1 \rightarrow A$ and $0 \rightarrow \overline{A}$)					
	Ex :- 5 → 101 → ABC					
	$g \rightarrow 1001 \rightarrow A \bar{B} \bar{G} D$					
Ques:	For the given truth table, minimize SOP expression					
	A B Y					
	ĀB 0 0 1 -					
3	0 1 0					
	AB 1 0 1 4					
	1 1 0					
Soli	In sop form only 1 taken.					
	$= \overline{A}\overline{B} + A\overline{B}$					
	$= \bar{B} (\bar{A} + A)$					
	$=$ \bar{B}					
=						
	$Y(A,B) = \leq m(0,2)$					
Ques						
	Y(A,B) = \(\int m\)(0,2,3)					
Sol	7:-					
	logical expression in sop form:-					
	$y = \bar{A}\bar{B} + A\bar{B} + A\bar{B}$					
	$= \bar{B} (\bar{A} + A) + AB$					
	$= \overline{8} + AB$					
	$= (\vec{B} + A) (\vec{B} + B)$					
	= At. 6					
	© Wiki Engineering A + 6 www.raghul.org					

	sop can be of two form.
	- VANEAUVALA
	a) Minimal dom
1	(2) Cononicole form.
7	A+ AB (It is a minimal form)
9	In canalisat form, each term must have all variable.
- 8	egicine ABipol
	(A (B+ E) + AB
	- MB+ AB WBAB-
	Thus each min-term will contain all variable.
5-2003	
Problem:	Including lasop form, no of min term presenting the
	logical expression : A+ &c. is.
	(2) 4
	(b) 5 (d) 7
	A+BC
	= A(B+B)(C+C) + BC (A+A)
	= (AB+ AB) (C+C) + ABC + ABC
	= ABC + ABC + ABC + ABC + ABC
	=_ABC + ABC + ABC + ABC
	i.e. 5 terms.
	The second secon
	© Wiki Engineering
©	© Wiki Engineering www.raghul.org


(C)	POS Form (Product of Sum):						
	(A+ B+C) (A+B+C) (A+B+C)						
	6 man term						
⇒	pos form are used when o/p is logic 'o'.						
-	$O \rightarrow A$						
	1 → Ā						
	Ex :- 5 -> 101 -> A BC						
	9 → 1001 → ĀBCŌ						
Ques:	For a given the truth table minimize POS empression.						
	A B Y						
	0.01						
-	A+B 0 1 0 =						
	1 0 1						
	ĀHĒ I I O S						
So	we take only that value at which o/p is 'o'.						
y = (A+B)(A+B)							
	$=$ $B + A\bar{A}$						
$=$ \bar{B}							
7	y can be written in pos torm as,						
	$Y(A,B) = TIM(1,3) = \overline{B}$						
	and for sop '-						
	$\gamma (A,B) = \sum m(0,2) = B$						
i.e.							
	$\geq m(0,2) = \Pi M(1,3)$						
	If $F(A,B,C) = \sum_{i=1}^{n} M(0,1,4,7)$						
	There are 3 variable then 8 combination then max term						
	are, 2.3,5,6.						
	T 1 (2 2 5 C)						
	F(A,B,C) - \(m (0, 1,4,7) = TT M (2,3,5.6)						

-	with 'n' variable , maximum possible minterms or
- 3	maxterms and 2". eq.
	- to n = 0 is (A. A).
-	Total no. of min or max terms are 22 = 4.
	as low no 2 in (A.R.C)
-	Total no of min or man terms are 23 = 8
-	totor no of
	For n=2. (A.B) total 16 logical expression i.e.
-	- AP
-	1 A AB AB
	ĀB + AB B AHB ĀB
	AB+ AB B A+B A+B
Alako "-	with n variable maximum possible logical expression
NOTE .	29 ⁿ
	logical expression = 2 = 16
	eq. for $n=2$, logical expression = $2^{2^3} = 256$
TES-2001	
Aroblem:	For n=4 what is the total no of logical expression,
S01":-	logical empression = 24
501.5	2
	= 2 ¹⁶ = 35536.
-	
-	
_	


(D)	Dual Form:
	+ive logic -ive logic
	⇒ +lve togic means higher ⇒ -ive togic means higher
	voltage corresponds to voltage corresponds to
	logic 'C'.
	= togic '0' -> ov . = togic 0 = +60
	logic 1, → +5v logic 1 = Ov
Ques'	Logic O → -5V
	logic 1 -> OV
Sol":	Higher value of voltage (ov) for logic 1. then +ive logic.
Ques	S- ECL:
	-logic '0' → -1.7 V
	logic 1 → -0.8 V
Sol	then 1711 then it is tive logic.
	+ive logic AND —ive logic AND
	A B I Y
	0 0 0
	0 1 0
	100
	1 1 1 1 0. 0 0
	+ive logic or -ive logic or
	A B Y
-	0 0 0
	0 1 1 0 0
	1 0 1 0
	0 0 0
	= For -ive logic or gate, convert 1 to 0 and 0 to L.
_	that time logic AND only is equal to -ive
	logic or gate and - ive logic AND gate is equal to +ive
	logic or gate and - we write him you
	logic or gate.


3	Dual expression is used to convert +ive logic into -ive				
	logic or, -ive logic to +ive logic.				
=	AB Dual A+8.				
2	outlis nothing but -ive logic.				
=	Code is richard out the especial				
	AND -ive logic OR				
7	and				
	OR —ive logic AND				
2	Dung!				
	(-) AND OR 7				
	D.m.s				
=	(·) · · · · · · · · · · · · · · · · · ·				
	(-) Keep variable as it is				
	End Nal				
em:	Find Dual.				
	Dual:-				
E-	(A+B+C)(A+B+C) (A+B+C)				
	if we find again dual then, ABG + ABC + ABC				
	ABC T ABC				
_	For any logical expression, it two times dual is used				
=					
-	resulting came expression.				
	Call Aught				
	Self Dual:-				
	AB+ BC +AC				
	Dual :				
	= (A+B) (B+C) (A+C) = (B+AC) (A+C)				
	The state of the s				
	= BA + BC + AC + AC				
	= AB + BC + AC (again same expression)				
	The same of the topical exercision and all the duel cities				
=	In some of the logical expression not all its dual gives				
	the same expression.				
	classmate				
	© Wiki Engineering www.raghul.org				

¬	In self Dual expression, if one time dual is used resut in					
same expression.						
	$n \text{ variable} \rightarrow \text{self bual} = 2^{n-1}$					
	There are n variables then total no of self dual expr-					
	ession is 22 ⁿ⁻¹					
	eq:-					
	i) For $n = 1$. $\Rightarrow 2^2 = 2$.					
-1-1	Then 2 dual expression,					
	A -> Self dual -> A 1 Total self dual expression					
	$\overline{A} \rightarrow \overline{A}$ ore 2.					
	(ii) For $n=2 \Rightarrow 2^2 = 4$.					
	Then 4 dual expression.					
•	$A \rightarrow A$, $B \rightarrow B$. $\bar{B} \rightarrow \bar{B}$.					
	$\bar{A} \rightarrow \bar{A}$, $\bar{B} \rightarrow \bar{B}$					
	3-1					
	(ii) For $n = 3 \implies 2^{2^{3-1}} = 16$.					
	Then 16 dwal expression.					
	A, Ā, B, B, C, Ğ, ĀB+BC+CĀ, AB+BC+CA,					
	E) Complement :-					
- 0						
	if Y = ABC + ABC + ABC					
	toward io					
	$\overline{Y} = (\overline{A} + \overline{B} + \overline{G}) (A + \overline{B} + \overline{G}) (\overline{A} + B + \overline{G})$					
	10. 10. 10. 10.					
	(·) AND \leftarrow OR complement.					
	(i) and a contract of contraction					
	(·) complement of each variable.					
	© Wiki Engineering www.raghul.org					
	placemate					




AB + AB + AB + AB Sol :-= B (A+A) + B (A+A) B + 8 1. . . For 3- variable :sop form for shaded portion - ABC+ ABC+ ABC + ABC + ABC + ABC = BC(A+A) + AB(C+C) + AC(B+B) - extracdded. AB+ BC+ CA © Wiki Engineering www.raghul.org







		_	1.4		
(H),	STATEME				
Ques: A logic circuit have 3 input A, B, C and o/p is Y.					
Goes:	A' logic	circuit h	allowing combination.		
400	OVP Y	is 1. 10	the je	Motor	
	rio a B	and c	are true	6	
	iii) A	and c	are tal	se · · · ·	
	(ii) A	, B and	c are t	700	
	A W	, B and	c are to	uioc .	
-	then m	inimize 1	the O/P	for Y -	
	4				
Sol 1	9/P	y = 1.	(take	min term = SOP form)	
		BC + ÃĈ			
	=	BC (1+A)	+ AC (1	+ B)	
-		BC+ AC			
_				· (ms torm)	
_	14 9	/P Y=0 ,	then t	take max term (Pos form).	
-					
Ques	- A 10	gic ckt	have 3	input A, B, C and O/P is F = 1. when	
N. GUCO	marori	ty no of	I/Ps a	re logic 1.	
-	→ (Ď	minimizing	expre.	ssion F	
_	ίΰ	Imolement		ckt .	
Sol		8	С	F	
301	0	0	0	0	
-	0	0	1	0	
-	0	1	0 -	. 0	
5	0	1	1	1 8	
-	-	0	0	0	
-	1	0	1	1 *	
-	1	1	0	1 -	
-	-	1	1	1 =	
F = ABC + ABC + ABC + ABC			BC + ABC + ABC		
- TAC + ABC + ABC + ABC + ABC TA			+ ABC+ ABC. + ABC THOC		
= BC(A+A) + AC(B+B) + AB (C+C)			AC(B+B) + AB (C+C)		
		= 000			
			BC+ CA		


(I)	LOGIC GATES:-
=	Basic Building Blacks
	NOT)
	AND - Basic gate
	OP.
	NAND 7 universal gate
	NOR S
	- and Arithmentia akt
-	EXNOR comparator, parity generator/checker, code converter
	(Binary to gray, Gray to Binary)
	NOT :-
	A Y
-	$\overline{A} = Y$. 0 1
	1 0
_	$A \leftarrow A \rightarrow $
- 20	30 50
JES-N	Circuit shown in the tig are
Que	(a) Buffer
	(b) Astable MV Bistable MV
	(d) square wave generator.
	(b) Square watergo
	If there is no feedback then it is butter. In Butter it
Sc	
<u>.</u>	
	" no 1/p. " " no 1/p.
	P 110 11
	Butter means whatever the 1/P ie. the 0/P.
	the over is stable it we give t
	But there is a teedback and the o/p is stable if we give I
The state of the s	as vp, 0/p is also I and if gives a then 0/p is a their
	two stable state.
	Hence it is B Bistable multivibrator.
The state of the s	
6	classmate
52	© Wiki Engineering www.raghul.org





0	[Do
Rues:	(02)
	The cut shown in the fig the propogation delay of each Not gate
3000	is ansec. Then time period of generated equare wave is.
	(s) 16 ns (c) 14 ns
	(0) (6)3
	(b) 12n3 d) 18ns
	acuore wave generator.
Sol	
	T = 2 Ntpd
	= 2 x 3 x 2 nsec = 12 nsec
	× Gase Gase
*	
	γ 6030
	trator Not gate.
	Thus time period at x and y is same.
	AND GATE :-
	$A \sim Y = A \cdot B$
	8———
1	A B Y
+	a o o a op is low if any of the typis
+	o 1 0 tow i.e togic 'o'.
1 =	
1	1 1 1
+	
1	AND gate tollow both commutative law and associative law.
1	- I Milo fait
1	(·) AB = BA.
1	i.e. A
1 -	or, B AB
	© Wiki Engineering www.raghul.org






























AO A = 1 AOA = 0 A00 = A AG 1 = A Since, AOA = 1 AOAOA = A AOAOAOA = 1. and so on. 41 17 12 40-, if n = even 8 0 8 0 80 ---- n = 1 n = odd. EXOR and EXNOR is not always complement, it is complement only when the no. of I/P is even, and if YP is = odd then EROR and EXNOR are some. ABBEC = AOBOC = some. ABBOCOD = AOBOCOD > complement and, Find expression of AOBOG. Ques:-A0 80 C Sol :-= (AB+AB) OC = (AB+AB)C + (AB+AB)C = (AB · AB)C + (AB+ AB)C (AB + AB) = (AOB) = A B B = AB + AB (AB+AB) G + (AB + AB) C ABC + ABC + ABC + ABC . = ABBBC. © Wiki Engineering www.raghul.org


310,200	DATE
aves-	Minimize. A B C Y
	→ 0 0 0 1 1 (A) A@B@C (35)
	0 0 1 0 (B) AOBOC
	0 1 0 0 AGB OG
	→ 0 1 1 (D) AB+BC+AC
	1000
	→ 1 0 1 1 → 1 1 0 1
	1 1 1 · Q
	for EXOR > O/P is 1 when odd no. of 1's at 1/P.
Sc1'-	
	In this case., $Y = A \oplus B \oplus C$
	= AOBOC Ang
3	EXOR and EXNOR are never always complemented, It is
7	complement only when even variable occurs.
7	EXNOR gate is even no. of 1's detector when no. of 1/p's are
	aven.
7	EXNOR gate is odd no. of 1's detector when no. of 1/P's an
	odd.
Probler	5:- A # B = A O B.
Sol !-	Rut $X = \overline{A}$, $Y = B$
	ΧΘΥ
	= AXT + XY
-	$= \overline{AB} + AB = AOB.$
	em:- Ã⊕B
Proble	· · · · · · · · · · · · · · · · · · ·
Sol	
+	$= X \oplus Y$ $= X \overline{Y} + Y \overline{X}$
	$= AB + \overline{AB}$
-	AO 8.
	classmate PAGE
©	Wiki Engineering www.raghul.org















and the same of th	DATE
Digito	al circuits
combination CKE	Sequential ckt
- Present O/P is only depen	d => Present 0/p - Previous 0/p
on present I/P.	Previous 0/P
⇒ No feedback	=> feedback.
	The second second second
⇒ No memory	⇒ Memory.
= e.g. Half Adder (HA)	= eq:- FlipFlop (FF)
FA	Register
MUX	Counter.
DEMUX	
- 14-14-14-44	
© Wiki Engineering	www.raghul.org


	COMBINATIONAL CIRCUIT DATE							
-	Procedure to Design 1-							
	A STATE OF THE STA							
	the state of the s							
	(-) Construct fruth facte (-) Write togical expression in sop or Pos form.							
	Minimize logical expression if possible							
	(-) Implement logic circuits.							
(A)	HALF ADDER (HA) :-							
	NO A SUM							
	B HA. CARRY							
	Truth table:-							
	A B SUM CARRY							
	0 0 0							
	. 0 1 1 0							
	1 0 1 0							
	1 1 0							
	titi logical expression;							
	SUM = $\overline{A}B + A\overline{B} = A \oplus B$							
	CARRY = AB.							
	ivo Implement:-							
	A SUM							
	GARRY							
	Important Gues:-							
	(4) Logical Expression for Som . AGG							
	(e) Min. no. of NAND Giote							
	(a) Min no. of NOR Gate ! 5							
	(a) no. of Mux: 3							
	to no. of DECODER: 1. 2x4, Decoder and 1 or Gate							
	© Wiki Engineering www.raghul.org							





















=	Parallel adder is also called Ripple carry adder							
3	Propogation delay from 1/p array to 0/p array. Hence							
	it is also known as Ripple carry adder.							
⇒	In parallel adder each FA will provide 2 logic gate delay							
	In n bit parallel adder provide total delay of.							
	Taday = 2ntpa							
. 2								
	LOOK AHEAD CARRY CIRCUIT :-							
=	Disadvantage of parallel adder is carry propagation delay present.							
=	As no of bit increases - speed of operation reduced.							
⇒	To avoid this look ahead carry adder is used.							
	A. Pi							
	6;							
	Gi SUM (Si)							
-	Ci- The ci-							
	corry (Cin)							
	All and the second seco							
	Pi = Propagation							
	Gi = Generation term							
	$P_i = A_i \oplus B_i$							
	Gi = Ai . Bi = AiBi							
	$S_i = P_i \oplus C_i$							
	Cin = PiCi + Gi							
	For your (4) bit look ahead carry adder :-							
	I/P. A ₃ A ₂ A ₁ A ₀							
	83 B1 B1 B0							
	Then R = A. O: Bo							
	P _i = A _i ⊕ B _i							
	$P_2 = A_2 \oplus B_2$							
	A3 @ B3							
	© Wiki Engineering www.raghul.org							


So = PO OG Go = AoBo PIOC, S, A,B, Gn, = P, OC Sa - A,BL Ga S3 = P3 OC3 Gi3 - A3B3 look ahead carry generator expression = PiCi + Gi Ci+1 CI = PaCo + Go C1 = P.C, + G, = P, (PoCo+Go) + G, = P, PoCo + P, Go + G, C3 = P2C, +G2 = P2P,P0C0 + P2P,G0+P2G, + G2 C4 = P3 C3 + G3 = P3 P2 P1P1 C0 + P3 P2 P1G0 + P3 P2 G1+ P3 G2 + G3 G P3 Guz Total no. of AND Gate inside = 1+2+3+4 = n(n+1) AND Gate = n(n+1) no of of OR Gate = n. no. Total propogation delay = 2tpd. = This is juster than parallel adder. www.raghul.org © Wiki Engineering

































Gate-20	3					DATE				
a:-	for	the	K-	тар	min	imize POS expression	o is.			
	A BC B+C B+C B+C B+C									
Sol"			-	1 10	1	x [X] 1				
	Ā [Q! 1 [Q! X									
	(63)									
			, B,C) =	(6+	(8+6)				
-1	- TKO	where	tun	ation	Or	pame If the pos	-Ula-	~	160	
=)						and if the 1's place				
	at	0'8	place	1'5	01	e placed then the	tunct	re j	lace	a -ana amplemen
	at o's place is are placed then the function is complement to each other.									
	=	Prot	lem	- 26	- pag	e - 13				
Q :-				a +	ŔS	X = Pars +				
	PaRS	RS	T -	RS			ŔS	R	s R	
	Pa Pa	i	1	1	1	PG 1			-	
	PG	<u> </u>	-	1	-	Pa I			-	
	PĀ		1	1	-1	Pā I	1		-	
			_	-	-				+	Transition of the
	Y = RS + PR + PQ + PQ = Z = R + S + PQ + PQ = PQ =									
						No.				
	Pa RS	ŔŠ	ŘS	RS	RŠ	PO PS	ŖS	RS	RS	
	ΡĐ	0	0	o 1	0	Pé o o	1	1	1	
	Pa	1	1	1	1	PB 1.	1	1	'	
	PB	1	1	0	0	PA .	0	1 6	-	
7	PG	2	0	0	0	14	1	<u>' </u>	-	
	⇒	Then	N) = Z		X				
8	-	err	-							
	į.									
NOTE:					V ⁴					
. ·										
	© Wiki I	Engineering							www.rag	hul.org


1									
HOLE 3	·If Truth table is								
TO	A B	Y	(The method for writing						
	0 0	0	the empression from						
	0 1	1	the empression for						
	10	0	Truth table)						
	1 1	C	(64)						
	Then. $Y = \overline{AB} \star 0 + \overline{AB} \star 1 + \overline{AB} \star 0 + \overline{AB} \star C .$								
L. C									
	AB + ABC								
	$= B(\bar{A} + AG)$								
	= B(A+C)								
-									
-									
		£-							
-									
-									
-	-								
-									
3									
-		-							
2									
2									
-		1							
_									
©W	ki Engineering		www.raghul.org						


































Hazard Essential. Dynamic Static a) occurs in Asynchoung a occur in multilevel ⇒ occur ir two level sequential out. a in ambinational a occur in combinat circuit . ckt a Avoid by adding redundant term. static o static 1 Hozard MO ZOTO OR-AND AND-OR circuit circuit # IN POS FORM. To avoid static and pynamic Hazard redundant terms are added in combinational akt. Essential Hazard: These Hazards can not be avoided but feels essential. © Wiki Engineering www.raghul.org



















Implementation of Higher order decoder using lower order:





© Wiki Engineering


=)


www.raghul.org























7	ТК	FF	charach	eristic	table:-
		J	К	Q _n	9n+1 (Gy)
	100	0		0	ano de
		0	0	1	
		0	1	0	-0
	-	0	1 3	1	0
		1	0	0	1
16.5		1	0	1	I have been a second
		1	1	O	1
		1	1	1	0
	logical 6			a _n	
	minim	ni zatior	,-	Kan K	an Kan Kan
			5		
			J	الا	
	-		Ones =		Tio.
	-		unti =	Jan +	Kbin
	-	To.	11 - JQ,	+ VA	
		Idn	11 9 04	· nun	
-	Files	ian t	able :-		
	EXITUI		Qn+1	J	К
-		On O	0	0	x
-		0	1	1	X .
		1	0	X	1
		1	1	X (0
	1				
	Drou	uback	in JK	ff is	Race arround condition which is
		nated		tuptiop.	
	© MELE	Engineering			universalul are
	© VVIKI	Engineering			www.raghul.org







	(gy)
7	r= K=T

Truth table :-

TTO CO		- 1	ant	T.	-Qn+1	
Chk	1/7	133		0	an i	
0	* X	X	Q _n	1	Qn	
1	0	0	Qn -			
1		1	6 _n			


characteristic table:-


Т	Qn.	Qnel
0	0	0
0	-1	1
- 1	0	1
- 1	U	0


$$Q_{n+1} = TQ_n + TQ_n = TQ_n$$


Excitation table :-

Q _n	Qnel	Т
0	0	0
0	@1	1
- 1	0	1
1	1	0









Conversion o	one tt to	other	FF%-
--------------	-----------	-------	------


Procedure:




- => Required FF characteristic table.
- =) Available FF excitation table.
- =) Write logical expression for excitation.
- (i) JK-FUPFIOP to D-FUP-FIOP :-

D	Qn	Qoti	J	K
0	0	0	0	X
0	1	0	X	1
t	0	1	- 1	×
1	1	1	Х	0

write the logical expression for J and k:-




→ Implementation: -





	Important :-
(A)	
	(i) JK : S = JQ
1	R = KG
1	(ib D :- S = D
	R = 6
	60 T :- S = TO .
	R = TQ
(B)	JK to :-
	$\forall i \in SR : - J = S$ $K = R$
	(i) D: $J = D$ $K = \overline{D}$
	(in) T :- J = T
-	D to:-
	$(0) SR! D = S + \overline{R}R$
	ED JK : D = Ja+Ka
	(iii T: D=TOR
	(d) T to :-
	(i) SR : T = SQ +RQ
	70.40
	ψυ JK : T = JQ + KQ
	Liiu D: T= D⊕A.
- 1	liu D: T = D⊕ θ.


www.raghul.org


© Wiki Engineering


































-			
*	COUNTERS:-		
	= counters are basically used to count no of		
Ħ	clock pulse applied.		
		s time measurement, frequency	
) measurement , Range meas		
T	Pulse.		
	The second secon	- 16x Pulse width = Total width.	
		- FUSE WICHTY	
	a Also used for waveform g	enerator.	
	a with n-ff , max. possib		
	20		
	N ≤ 2 ⁿ		
	or, $n \geq \log_2 N$		
	where N = no. of stage	9	
	n > no. of FF		
		· ·	
	Depending on clock pulse applied counters of two type:		
	(i) Asynchronous		
	m synchronous —		
	Asynchronous	Synchronous	
-	1. Different FF are applied	1. All FF are applied same	
	with different clack.	clack,	
	2. It is slower.	2. It is faster	
	3. Fixed count sequece	3. Any count sequence is possible	
	ie. up ar down.		
	4. Decoding errors will	4. No decoding error will	
-	present	present	
	5. Ripple counter	5. Ring counter	
	© Wiki Engineering	www.raghul.org	




































Tour > traff + (n-2) tedAND

(126)

Synchronous parallel carry counter:- .




- ⇒ Faster than series carry counter.
- a Disadvantage is increased I/P pin of AND Gate.


- = Sque
- => Ripple counter < Synchronous serial carry < Synchronous parallel earry counter for faster logic.

© Wiki Engineering

clesconte


www.raghul.org







	Content :-
	⇒ Various na system.
	Arithmetic operation complement (00)
	Arithmetic operation complement 129
	⇒ Various codes:
	⇒ Data representation. → unsigned .
	signed - signed magnitude
	2'5
	Number system and codes:-
	Weighted Unweighted.
	→ Positional weighted → No weighted
	es. Binary, Octal es. gray code, Excess-3000
	Decimal, Hexdecimal
	BCD code.
	A
	=> A number system with base or radia r contains , r
	different digit and they are from (0- r-1).
	e.g. (101) _{r.}
	r = Base or radix.
	Base Different Digit-
	2 0.1
	8 0 7
	0, 9
	12 0, 9. A, 8
	0, 9,A,B,C,D,E,F
4	
	6 0.1,2.3.4.5
	© Wiki Engineering www.raghul.org


33	Conversion (Various number system):-		
	Decimal to others:		
	(30)		
	⇒ To convert decimal not into any other base r divide		
	integer part multiply practional part with r.		
	6.8.		
61	convert (25.625) ()_		
SOI			
	2 25		
_	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
	2 3 -0 025 x 2 = 0.50 = 0		
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
	0-1		
	Ans:- (11001-101),		
a:-	Convert (25.625) — (-)8.		
5011-	8 25 0.625 x8 = 5 ·		
	8 3 - 1 1		
	Ans:- (31.5) ₈ .		
	= When we go from higher to lower base the no. t is		
	increased.		
·6 ·	Convert (25.625)10 - (-)16		
Sol	16 125 - 0625 x16 = 10 · = A		
	16 1 - 9 1 · · ·		
	Ans:- (19.A) ₁₆ .		
в;	convert $(254)_{16} - (-)_{46}$		
So1:	16 [254		
	16 15 14 = 6 1		
	0 15 = F		
	= (FE) ₁₆		
	16		
- 1	© Wiki Engineering www.naghul.org		



B:-	convert $(35)_6 = (-)_{10}$	
soli.	3x6# 5x1 = 18+5 = (23)10	
	(132)	
3.	Octal to Binary & Binary to Octal:-	
	$(xyz)_8 = (-)_2$	
	each no. is represent by its 3 bit binary formate.	
	The state of the s	
dues'	convert (37.45)g = () ₁	
So):-	(011111-100101),	
	Binary to octal:-	
OUES:	convert (10110.11)2	
So1 !-	(010 110 · 110)	
	= (26·6) ₈	
4.	Hexadecimal to Binary and Binary to Hexadecimal:-	
1	Each digit is represent by 4 bit binary.	
Gues':	convert $(259A)_{16} = (-)_2$	
Sol'L	(0010010110011010)2	
5.	Hexadecimal to octal or octal to Hexa:-	
	for Hexa Octadecimal	
	6 Binory 6	
	6	
θ:	convert (CAD) ₁₆ = ()8	
Sol :-		
	= (1100 1010 1101)	
	(60-6)	
	= (6255)8	
	© Wiki Engineering www.raghul.org	










	DATE
	an r's complement :-
	To determine r's complement first white (r-1)'s
	complement then vided 1 at LSB. (at right most)
	di LSB. (de right most)
8:	Det. 2's complement. of 10100.
Sol	11111 (136)
	-10100
	01011
	01100 Ans
G:=	Determine 2's complement at
Soli	Determine 2's complement of 10-110.11
	0.10-1
	01001 O1 Ans
6:-	Determine 8's and
Sol'	-S 2670.
	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
	5107
	+1
	51 10
0: D	etermine 10's complement at project
Sol.	The second secon
5014	= 9999
-	- 5690
	4309
	43.10
0: 0	
0: 0	etermine 16's complement of Henadecimal 5289
Sol	528 = F'S = FF FF
1	-52 89
	A D 76
	+1
	A D 7-7
	© Wiki Engineering www.raghul.org
	♥ Wiki Engineering www.raghul.org


	DATE	
45	CODES:-	
1.	1. BCD code :-	
	(137)	
⇒	Binary coded decimal	
=		
7 =>	4 bit Gode.	
· =		
⇒	= Each decimal digit with represented with 4 bit	
	The state of the s	
	Decimal BCD Excess -3 code.	
	0 0000 0011	
	1 0001 0100	
	2 0010 0101	
	3 0011 0110	
	- 4 0100 0111	
	5 0101 1000	
	6 0110 1001	
	7 0111 1010	
	8 1000 1011	
	9 1001 1100	
	1010]	
	1011	
	invailed BCD code or don't care.	
	1110	
	[11]	
⇒	During Arithemetic experation if invalid BCD presen	<u> </u>
	add 0110 to got correct result.	t the
2	The to got correct result.	
oblems	- A combinational cht is applied with	
are sy	o applied with unit but	code
	which is represented as $D_8 D_4 D_2 D_1$, o/p is Y.,	Y=1
	then I/p BCD is divisible by 3. then logical ex	Pressi
	GOT Y IS.	
	© Wiki Engineering www.raghul.org	








			DA	
a:		5-4 ?		
, Sol.	5+((-4)		
	+5= 0	101 +	5+(-4) =	oioi
	- 4 = 1		4.7	1100 (141)
			*	0001
=)	In 2's con	oplement od	dition it on	y corry present it
	is discarde	ed.	,	y corry present n
			•	
=	In 2'3 C	implement to	eatend as	of bit copy MSB
	bit.	rionern io	CALCINO 180	. of bit copy MSB
	O.E.			
a:-17	. Page - (6).	7		
	3			
Sol'_	1001 -	· -(0111) =	- 7	
. 1		> - (001101)		
		→ - (000 III)		
		(000 111)		
	Binary	sign maq	1'3	2's
	0000	+0	+0	+0
	0001	+ 1	+ 1	1
	00.10	. +2	2	2
	0011	+3	3	3
	01.00	. +4	4	4
	0101	+5	+.5.	+5
	0110	+6	+6	+6
	0111	+7	7 +7	+7
	1000	-0	-7	-8 *
	1001	-1	-6	-7
	1010	-2	-5 .	-6
	1011	- 3	-8	- 5
	1100	-4	-3	- 4
1	1101	-5	-2	
-1	1110	-6	1	- 3
	1111	-7	-0	- 2
				-1
4.7	© Wiki Engineering			PAGE L
	© Wiki Engineering			www.raghul.org





	let Cin cover tota A	DATE
	let Cin = carry into A. Cout = carry from	Mas Aca
	corry grow	MSB (143)
	A STATE OF THE PARTY OF THE PAR	
		The figure of the same of the
-		
+		
+		
1		
-		
	lassmate	
	ASSMALE	- PAGE
	© Wiki Engineering	www.raghul.org







Moore & Mealy :-	DATE		
State Machines			. 1
5		J	
Moore		Mealy	
⇒ 9/p depend on present state 1111	= 0/p de	epend or Pres	sents
a Design easy (146)		Prese	ent 4
	= Design	complex.	
⇒ More no. of state	⇒ less	no: of state.	
	1. 11	**	
		- 17	
-			
	-		
	7		
		The August	
-	7.4		
	-	-	
		1	-
© Wiki Engineering		www.raghul.org	








		Resolution of R-2R ladder type DAC's is :-
		Resolution = $\frac{V_r}{2^n}$
		(149)
	Quee	E Para 19
		- 5. Page 41.
-1	301	
		V _{FS} = 10-24 n = 10
	2000	Resolution = 10.24 = 10mV
		2 10
		error = LSB = 10mV = ±5mv
		calibarate at 25° i.e. error at 25°c iszero.
		7 ± 25c 7 5mV
		1°C = 5 mv 25°C
		= 0.2 mV/c = 200 LLY C.
_	1	
	1	
_	1	
-	1	
	1	
	1	
	-	
	1	
	-	
	© W	/iki Engineering www.raghul.org


























	classmate PAGE PAGE	
		NAME OF THE PERSON NAME OF THE P
		STATE OF
		SKIEN S
		251900
		THE REAL
		1
		CHIM
		STATE OF
74		TOTAL STREET
		1
		-
		-
	(159)	
	· DATE	


www.raghul.org


© Wiki Engineering





























=)	130 A resistor used in collector in O/P statge to reduce			
V.	ripple or noise generation. to in the high trequency			
	of operation .			
=)	the second secon			
7	also I . Fin shoot to make			
	transistor during high frequency of aperation.			
	ringing.			
-=)				
· =>	There are different type of TTL:-			
	(0) Standard TTL			
	(b) High speed			
	(c) fom bomer			
	(d) schottky TTL.			
ie iš				
- 12				
8.				
	© Wiki Engineering www.raghul.org			

	High speed TTL:-
	In standard TTL logic tamily it Resistor
	value reduce then tool reduces and known as
1	High speed logic family.
4	tod = 6nsec.
1	⇒ Power dissipation increases. (179);
1	Parameter State of the Control of th
1	LOW speed power TTL:-
1	In TTL logic family if Resistor value increased
	then power dissipation reduced and resultant is
	known as low power logic tamily.
	Schottky diode :-
	If schottky diode is used blw collector and
	Base region then it will remove storage time and
	saturation delay. the family known as schottky diade
	TTL.
	The Sign
	The SAT active
	ted = 2 nsec. suroff
	© Wiki Engineering
	© Wiki Engineering www.raghul.org

